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Due to the growing complexity of processors, architec-
ture design space exploration has always been more an art
than a systematic process. The architect usually applies
a trial-and-error process where intuition and experience
often drive the creation and selection of appropriate de-
signs. The widespread use of multi-cores only further in-
creases the design space by adding the number of cores,
their communications means, memory coherence issues,
and a wealth of associated software issues. Therefore, a
more systematic design approach could help streamline
the process and thus keep design cycles reasonable, or at
the very least, it could help the designer focus on the de-
sign areas with the best potential.
Both in companies and academia, more systematic de-
sign space exploration techniques are emerging, such as
the exhaustive or statistical exploration of the target de-
sign parameters ranges [5]. However, such techniques
can only assist in the final stages of the design process
by maximizing the benefit of the target design and sim-
plifying the task of dimensioning the design components.
As a result, though the design space is still fairly large at
that stage, it is only a fraction of the actual design space
that architects must explore.
The purpose of our research work is to extend sys-
tematic design space exploration beyond simple compo-
nents parameterization by allowing the automatic and sys-
tematic selection of architectural components themselves.
For instance, instead of simply configuring all the differ-
ent possible cache parameters (cache size, line size, ac-
cess time, etc) for a given cache architecture, the goal
is to automatically try out different cache architectures
and policies (victim caching, prefetching techniques, etc).
Consequently, the design space targeted by systematic ex-
ploration would be far larger than what is currently pos-
sible which allows to select the most promising designs
from a wider space.
We make such broader design space exploration pos-
sible by tightly integrating design space exploration
with modular simulation, within a framework called
UNISIM [1]. More precisely, four features are combined
for that purpose: (1) decomposition of complex architec-
tures into a set of independent hardware modules, (2) ex-
plicit and standardized modules communications, (3) an
indexed repository of modules, (4) a stored representation
of modules compatibility.
After several years of monolithic and large simula-
tors [2], architects have progressively recognized the ben-
efits of modular simulators where architectures are broken
down into individual hardware components, much like in
the classic hardware block diagrams [1, 3, 4].
Beyond modularity, one of the key benefits of UNISIM is
to provide explicit and standardized communications in-
terfaces between modules. For instance, any cache mod-
ule respecting a given processor-to-memory interface, can
be easily plugged into that interface, without internal
modifications in any processor or memory module. More-
over, various cache modules can be tried out provided
they respect that interface. In UNISIM, the modules con-
nection principles are sufficiently standardized to perform
such plugging automatically.
The UNISIM environment has another specific feature:
it is tightly coupled with an open but formatted repos-
itory, where modules can be uploaded and stored with
their key characteristics. The format includes the nature
of the modules, their communications interfaces, their
possible hardware derivatives (e.g., different variations of
the same prefetching strategy), and the history of known
compatible modules. This history can either be collected
when a full simulator is uploaded, i.e. the archiving sys-
tem records which modules are connected to which other
modules, or because it respects one of the standardized
and typical interfaces (processor to cache, bus or memory
interfaces, etc).
Based on this infrastructure, it is then possible to try
out any configuration of compatible modules. Since mod-
ules also embed the possible ranges of their parameters
(including complex functional relations between parame-
ters), modules exploration can be coupled with the more
classic parameters exploration. Because the parameters
of some modules depend on parameters of other modules
(e.g., L2 cache lines must be broken down into sets which
size is equal to the bus width), modules are also fitted with
an introspection capability which can be probed by the
modules they are connected to, in order to expose some
of their internal parameters.
Beyond targeted design space exploration tasks, it is
also possible to implement continuous design space ex-
ploration in order to find the best possible architecture.
Any time a new module is uploaded to the open reposi-
tory, design space exploration is restarted to account for
possible better designs. Moreover, UNISIM offers a num-
ber of services, such as power and area modeling, which
can be used to find the best possible architectures under
different constraints and performance targets.
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